Chip Design for Submicron VLSI: Cmos Layout and Simulation
by Uyemura (John P)
Published by : Cengage Learning India Private Ltd ISBN:9788131501955.
Subject(s):
VLSI Design
Year: 16
| Item type | Current location | Call number | Status | Notes | Date due | Barcode |
|---|---|---|---|---|---|---|
Books
|
Kumaraguru College of Technology | 621.38.06VLSI UYE (Browse shelf) | Available | ECE | 74138 |
Browsing Kumaraguru College of Technology Shelves Close shelf browser
|
|
|
|
|
|
No cover image available | ||
| 621.38.06VLSI UYE Chip Design For SubMicron VLSI: CMOS Loyout and Simulation | 621.38.06VLSI UYE Chip Design For SubMicron VLSI: CMOS Loyout and Simulation | 621.38.06VLSI UYE Chip Design For SubMicron VLSI: CMOS Loyout and Simulation | 621.38.06VLSI UYE Chip Design for Submicron VLSI: Cmos Layout and Simulation | 621.38.06VLSI UYE Chip Design for Submicron VLSI: CMOS Layout and Simulation | 621.38.06VLSI UYE Chip Design for Submicron VLSI: CMOS Layout and Simulation | 621.38.06VLSI VAI VLSI Design |
Paper Pack
There are no comments for this item.