Chip Design For SubMicron VLSI: CMOS Loyout and Simulation
by Uyemura (John P)
Published by : Cenage Learning India Pvt. Ltd ISBN:9788131501955.
Subject(s):
VLSI Design
Year: 16
Item type | Current location | Call number | Status | Notes | Date due | Barcode |
---|---|---|---|---|---|---|
![]() |
Kumaraguru College of Technology | 621.38.06VLSI UYE (Browse shelf) | Available | ECE | 65744 |
Browsing Kumaraguru College of Technology Shelves Close shelf browser
No cover image available | No cover image available |
![]() |
![]() |
![]() |
![]() |
![]() |
||
621.38.06VLSI UYE Introduction to VLSI Circuits and Systems | 621.38.06VLSI UYE Introduction to VLSI Circuits and Systems | 621.38.06VLSI UYE Chip Design For SubMicron VLSI: CMOS Loyout and Simulation | 621.38.06VLSI UYE Chip Design For SubMicron VLSI: CMOS Loyout and Simulation | 621.38.06VLSI UYE Chip Design For SubMicron VLSI: CMOS Loyout and Simulation | 621.38.06VLSI UYE Chip Design for Submicron VLSI: Cmos Layout and Simulation | 621.38.06VLSI UYE Chip Design for Submicron VLSI: CMOS Layout and Simulation |
Paper Pack
There are no comments for this item.