No cover image available

Cover image

Normal view MARC view ISBD view

"Verilog Digital System Design:RT Level Synthesis, Testbench and Verification"

by Navabi (Zainalabedin)

Edition statement:2 ISBN:978-0-07-025221-9.

Subject(s): Verilog Digital System

Year: 2008

average rating: 0.0 (0 votes)

Item type	Current location	Call number	Status	Notes	Date due	Barcode
Books	Kumaraguru College of Technology	681.3.23.413 NAV (Browse shelf)	Available	EEE		48779

Browsing Kumaraguru College of Technology Shelves Close shelf browser

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	681.3.23.413 LIN Digital System Designs and Practices: Using Verilog HDL And FPGAs	681.3.23.413 LIN Digital System Designs and Practices: Using Verilog HDL And FPGAs	681.3.23.413 NAV Vhdl Analysis And Modeling Of Digital Systems	681.3.23.413 NAV "Verilog Digital System Design:RT Level Synthesis, Testbench and Verification"	681.3.23.413 NAV Verilog Digital System Design: RT Level Synthesis, Testbench and Verification	681.3.23.413 NAV VHDL: Modular Design and Synthesis of Cores and Systems	681.3.23.413 NAV VHDL: Modular Design and Synthesis of Cores and Systems	Next

22.5

Verilog Digital System

Visitor Number: